tmeissner
/
lfd111x_building_a_risc-v-cpu_core
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 1 Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
10 Commits
1 Branch
204 KiB
Branch: master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'master'
${ noResults }
lfd111x_building_a_risc-v-c.../README.md

10 lines
757 B
Raw Permalink Normal View History

Add GHA workflow for simulation of VHDL design
3 years ago
​
Add readme
3 years ago
​
​
​
​
​
​
​
 
  1. [![tests](https://github.com/tmeissner/lfd111x_building_a_risc-v-cpu_core/workflows/tests/badge.svg?branch=master)](https://github.com/tmeissner/lfd111x_building_a_risc-v-cpu_core/actions?query=workflow%3Atests)
  2. 

  3. The original repository is located on my own git-server at [https://git.goodcleanfun.de/tmeissner/lfd111x_building_a_risc-v-cpu_core](https://git.goodcleanfun.de/tmeissner/lfd111x_building_a_risc-v-cpu_core)
  4. 

  5. It is mirrored to github with every push, so both should be in sync.
  6. 

  7. 

  8. # lfd111x_building_a_risc-v-cpu_core

  9. 

  10. Code from the Linux Foundation course [*Building a RISC-V CPU Core*](https://learning.edx.org/course/course-v1:LinuxFoundationX+LFD111x+1T2021/home) at edX. I have added VHDL implementations equivalent to the TL-Verilog ones.