tmeissner
/
psl_with_ghdl
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
7 Commits
1 Branch
389 KiB
Tree: 00ac16a888
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '00ac16a888'
${ noResults }
psl_with_ghdl/formal/psl_never.sby

18 lines
244 B
Raw Normal View History

Add tests for formal verification; optimizations; fixes #3 * Minor optimization in sequencer unit * Add Makefile & SymbiYosys command files for formal verification tests
5 years ago
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
 
  1. [tasks]
  2. prove
  3. 

  4. [options]
  5. depth 25
  6. prove: mode bmc
  7. 

  8. [engines]
  9. prove: smtbmc z3
  10. 

  11. [script]
  12. prove: ghdl --std=08 pkg.vhd sequencer.vhd psl_never.vhd -e psl_never
  13. prep -top psl_never
  14. 

  15. [files]
  16. ../src/pkg.vhd
  17. ../src/sequencer.vhd
  18. ../src/psl_never.vhd