Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 

24 lines
353 B

library ieee;
use ieee.std_logic_1164.all;
entity tb___DUT__ is
end entity tb___DUT__;
architecture sim of tb___DUT__ is
signal clk : std_logic := '1';
signal cycle : natural := 0;
begin
clk <= not clk after 1 ns;
cycle <= cycle + 1 when rising_edge(clk);
DUT : entity work.__DUT__(psl) port map (clk);
end architecture sim;