Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
T. Meissner fb993953cb Minor fixes, beauty care 4 years ago
.github/workflows Add Github actions config file & badge, fixes #2 4 years ago
formal Minor fixes, beauty care 4 years ago
src Minor fixes, beauty care 4 years ago
.gitignore Add gitignore file 4 years ago
LICENSE.md Initial commit: add license file 4 years ago
README.md Minor fixes, beauty care 4 years ago

README.md

tests

psl_with_ghdl

A collection of examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys).

This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs.

It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple. You can comment out failing assertions if you want to have a sucessful proof os simulation if you want. You can change them to see what happens. Have fun!

The next two lists will grow during further development

PSL features supported by GHDL:

  • assert directive
  • cover directive
  • assume directive (synthesis)
  • restrict directive (synthesis)
  • always operator
  • never operator
  • implication operator
  • next operator
  • next[n] operator
  • next_event operator
  • next_event[n] operator
  • until operator
  • until_ operator
  • before operator (GHDL crash with a specific property, see psl_before.vhd)
  • eventually! operator (simulation, synthesis produces a GHDL crash, see psl_eventually.vhd)

PSL features not yet supported by GHDL:

  • next_a[i:j] operator
  • next_e[i:j] operator
  • next_event_a[i:j] operator
  • next_event_e[i:j] operator

PSL features supported by GHDL but with wrong behaviour

  • before_ operator (Seems that LHS & RHS of operator have to be active at same cycle, see psl_before.vhd)