Home Help
Sign In
tmeissner
/
raspberrypi
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 1 Wiki Activity
43 Commits
1 Branch
202 KiB
Tree: 943d8ca18d
master
v0.1.1
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '943d8ca18d'
${ noResults }
Commit Graph

11 Commits (943d8ca18d2a7abbe77715671e1800d867a52638)

Author SHA1 Message Date
  T. Meissner 943d8ca18d add clearing of SPIIRQ register 11 years ago
  T. Meissner a39d535248 add change of s_spi_frame to NOP after write/read cycle and no new preamble was received 11 years ago
  T. Meissner 91306866a9 fixed swapped clk & rst connections on WishBoneMasterE module 11 years ago
  T. Meissner 0614c3eefd Complete rework of RaspiFpgaCtrlE unit;
Set width of address and data to fixed value of 8 instead of generic ones
11 years ago
  T. Meissner f6dfbbcc01 add constraint file 11 years ago
  T. Meissner 6cd9accd03 changed spi ports sclk, miso & mosi to inout, so we can remove the internal helper signals 11 years ago
  T. Meissner a29b3119e9 minor bugfixes 11 years ago
  T. Meissner 1ca6188156 add WishBoneMasterE, OSC, RaspiFpgaCtrlE and EFB components 11 years ago
  T. Meissner ea35b8b595 add central control component of raspiFpga design 11 years ago
  T. Meissner 67c3c25ac4 add EFB configured as SPI slave 11 years ago
  T. Meissner 3fb359b26d initial commit of new project raspiFpga which uses the PIF FPGA board von bugblat 11 years ago
Powered by Gitea Version: 1.13.4 Page: 24ms Template: 3ms
English
English
Licenses API Website Go1.15.8