tmeissner
/
verification_ip
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
5 Commits
1 Branch
30 KiB
Branch: master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'master'
${ noResults }
verification_ip/README.md

11 lines
992 B
Raw Permalink Normal View History

README:clarify project focus & intention
3 years ago
​
​
Initial commit
3 years ago
​
​
​
README:clarify project focus & intention
3 years ago
​
Initial commit
3 years ago
README:clarify project focus & intention
3 years ago
 
  1. The original repository is now located on my own git-server at [https://git.goodcleanfun.de/tmeissner/verification_ip](https://git.goodcleanfun.de/tmeissner/verification_ip)
  2. It is mirrored to github with every push, so both should be in sync.
  3. 

  4. # verification_ip

  5. 

  6. Verification IPs for simulation & formal verification of various selected protocols. All tests are done with [GHDL](https://github.com/ghdl/ghdl) and  [SymbiYosys](https://github.com/YosysHQ/SymbiYosys), a front-end for formal verification flows based on [Yosys](https://github.com/YosysHQ/yosys).
  7. 

  8. *The components in this repository are not intended as productional code. They are created out of personal interest and to find out what one can achieve with current state of open source tools, expecially in the VHDL domain.*
  9. 

  10. ### wishbone

  11. Simple VIP for the wishbone bus protocol. First goal is functional coverage to detect valid transfer cycles and their variants. Currently support of classic single read / write cycles only.