Browse Source

Initial commit

master
T. Meissner 3 years ago
commit
94394c123e
1 changed files with 6 additions and 0 deletions
  1. +6
    -0
      README.md

+ 6
- 0
README.md View File

@ -0,0 +1,6 @@
# verification_ip
Verification IPs for simulation & formal verification of various selected protocols. All tests are done with [GHDL](https://github.com/ghdl/ghdl) and [SymbiYosys](https://github.com/YosysHQ/SymbiYosys), a front-end for formal verification flows based on [Yosys](https://github.com/YosysHQ/yosys).
### wishbone
Simple VIP for the wishbone bus protocol. At the moment support of classic single read / write cycles only.

Loading…
Cancel
Save