tmeissner
/
cryptocores
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
cryptography ip-cores in vhdl / verilog
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
223 Commits
1 Branch
1.7 MiB
Branch: master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'master'
${ noResults }
cryptocores/cbcaes/sim/vhdl/tb_cbcaes.tcl

13 lines
522 B
Raw Permalink Normal View History

Add CBC-AES testbench using VHPIdirect & openSSL as reference
3 years ago
​
​
​
​
​
​
​
​
​
​
​
​
 
  1. set signals [list]
  2. lappend signals "top.tb_cbcaes.s_reset"
  3. lappend signals "top.tb_cbcaes.s_clk"
  4. lappend signals "top.tb_cbcaes.s_validin"
  5. lappend signals "top.tb_cbcaes.s_acceptin"
  6. lappend signals "top.tb_cbcaes.s_start"
  7. lappend signals "top.tb_cbcaes.s_key"
  8. lappend signals "top.tb_cbcaes.s_iv"
  9. lappend signals "top.tb_cbcaes.s_datain"
  10. lappend signals "top.tb_cbcaes.s_validout"
  11. lappend signals "top.tb_cbcaes.s_acceptout"
  12. lappend signals "top.tb_cbcaes.s_dataout"
  13. set num_added [ gtkwave::addSignalsFromList $signals ]