4 Commits (302ad79ceddc851b88bfc119848c449634d261eb)

Author SHA1 Message Date
  T. Meissner 2a3fae594f Refactor conditions in counter process; add info about submodule update 4 years ago
  T. Meissner d9d91763bb CTR-AES: Fix counter incr & init; add 1st simple testbench 4 years ago
  T. Meissner a2c530928e Add more VHDL-synthesis Makefiles; use src of des instead of local copies; minor refactoring 4 years ago
  T. Meissner 303bda25e4 Add CTR-AES VHDL design 4 years ago