This website works better with JavaScript.
Home
Help
Sign In
tmeissner
/
cryptocores
Watch
1
Star
0
Fork
0
Code
Issues
0
Pull Requests
0
Releases
0
Wiki
Activity
cryptography ip-cores in vhdl / verilog
vhdl
ghdl
osvvm
fpga
testbenches
verilog
cryptography
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
24
Commits
1
Branch
1.7 MiB
VHDL
51.3%
Verilog
33.4%
Makefile
10.2%
C
3.5%
Tcl
1.5%
Tree:
5b924ff4e2
master
Branches
Tags
${ item.name }
Create branch
${ searchTerm }
from '5b924ff4e2'
${ noResults }
HTTPS
ZIP
TAR.GZ
Torsten Meissner
5b924ff4e2
expanded simulation time to 200 us for decryption testcases
13 years ago
cbcdes
expanded simulation time to 200 us for decryption testcases
13 years ago
des
I mean the test vases in NIST document 800-17 ;-)
13 years ago