Trying to verify Verilog/VHDL designs with formal methods and tools
vhdl
verilog
systemverilog
sva
assertions
formal
yosys
T. Meissner ac767bb9d3 Use SVA defaults for clock & reset; minor RTL optimizations for bettrer readability 11 months ago
..
Makefile Makefile: add clean target; fixed Reset_n_i port dir in alu_t.sv 1 year ago
alu.vhd Use SVA defaults for clock & reset; minor RTL optimizations for bettrer readability 11 months ago
alu_f.sby Data in/put width now unconstrained 1 year ago
alu_t.sv Use SVA defaults for clock & reset; minor RTL optimizations for bettrer readability 11 months ago