Home Help
Sign In
tmeissner
/
gatemate_experiments
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
26 Commits
2 Branches
209 KiB
Tree: 32fa71a90b
blink_with_pll
main
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '32fa71a90b'
${ noResults }
Commit Graph

6 Commits (32fa71a90b5ed32d2064a3eafb58f5beb0ab8c18)

Author SHA1 Message Date
  T. Meissner 3cfa3cc72e Add uart_loop design to test gatemate fifo & ram primitives 2 years ago
  T. Meissner a3cabb7747 Refactoring of CC_PLL simulation model 2 years ago
  T. Meissner 3b6a315a0d Add user_components.vhd containing generic RTL modules 2 years ago
  T. Meissner 6cffeef4a5 Rename components.vhd to rtl_components.vhd 2 years ago
  T. Meissner cfa6f88c55 Add simple gatemate primitives simulation components 2 years ago
  T. Meissner b8d8b791dc Initial commit
* Add VHDL component library for Gatemate FPGA primitives
2 years ago
Powered by Gitea Version: 1.13.4 Page: 46ms Template: 6ms
English
English
Licenses API Website Go1.15.8