5 Commits (61affc8b49c04de7ffcead9e0ba6d7134008f66e)

Author SHA1 Message Date
  T. Meissner a0fcc51dc8 Add make target to program FPGA 3 years ago
  T. Meissner f28d35d12b Also remove bit file in clean target 3 years ago
  T. Meissner efaca0c912 Add PnR pass and constraint file 3 years ago
  T. Meissner 95887cb31d Add PLL to blink design 3 years ago
  T. Meissner 45ced01c22 Add blink design & simulation 3 years ago