T. Meissner a0fcc51dc8 | 2 years ago | |
---|---|---|
blink | 2 years ago | |
lib | 2 years ago | |
LICENSE.md | 2 years ago | |
README.md | 2 years ago |
Ongoing experiments with the Cologne Chip's GateMate FPGA architecture. All experiments are done with teh GateMate FPGA Starter (Eval) Kit.
Simple design which should display incrementing binary numbers with LED1-LED8 of the GateMate FPGA Starter Kit. It uses CC_PLL & CC_CFG_END primitives of the GateMate FPGA.