cryptography ip-cores in vhdl / verilog
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

18 lines
730 B

  1. set signals [list]
  2. lappend signals "top.tb_aes.s_reset"
  3. lappend signals "top.tb_aes.s_clk"
  4. lappend signals "top.tb_aes.s_validin_enc"
  5. lappend signals "top.tb_aes.s_acceptout_enc"
  6. lappend signals "top.tb_aes.s_key"
  7. lappend signals "top.tb_aes.s_datain"
  8. lappend signals "top.tb_aes.s_validout_enc"
  9. lappend signals "top.tb_aes.s_acceptin_enc"
  10. lappend signals "top.tb_aes.s_dataout_enc"
  11. lappend signals "top.tb_aes.s_validin_dec"
  12. lappend signals "top.tb_aes.s_acceptout_dec"
  13. lappend signals "top.tb_aes.s_key"
  14. lappend signals "top.tb_aes.s_datain"
  15. lappend signals "top.tb_aes.s_validout_dec"
  16. lappend signals "top.tb_aes.s_acceptin_dec"
  17. lappend signals "top.tb_aes.s_dataout_dec"
  18. set num_added [ gtkwave::addSignalsFromList $signals ]