This website works better with JavaScript.
Home
Help
Sign In
tmeissner
/
cryptocores
Watch
1
Star
0
Fork
0
Code
Issues
0
Pull Requests
0
Releases
0
Wiki
Activity
Browse Source
Merge branch 'master' of
https://github.com/tmeissner/cryptocores
master
T. Meissner
12 years ago
parent
fd799eeed1
4c7037b7c3
commit
bab578f2c6
3 changed files
with
4 additions
and
1 deletions
Split View
Diff Options
Show Stats
Download Patch File
Download Diff File
+2
-0
des/rtl/verilog/des.v
+0
-1
des/sim/verilog/tb_des.tcl
+2
-0
des/sim/verilog/tb_des.v
+ 2
- 0
des/rtl/verilog/des.v
View File
@ -19,6 +19,8 @@
//
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
`
timescale
1ns
/
1ps
module
des
(
+ 0
- 1
des/sim/verilog/tb_des.tcl
View File
@ -7,5 +7,4 @@ lappend signals "tb_des.key"
lappend
signals
"
t
b
_
d
e
s
.
d
a
t
a
i
n
"
lappend
signals
"
t
b
_
d
e
s
.
v
a
l
i
d
o
u
t
"
lappend
signals
"
t
b
_
d
e
s
.
d
a
t
a
o
u
t
"
lappend
signals
"
t
b
_
d
e
s
.
o
u
t
d
e
x
"
set
num_added
[
gtkwave
:
:
addSignalsFromList
$signals
]
+ 2
- 0
des/sim/verilog/tb_des.v
View File
@ -18,6 +18,8 @@
//
Foundation
,
Inc
.
,
51
Franklin
St
,
Fifth
Floor
,
Boston
,
MA
02110
-
1301
USA
//
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
`
timescale
1ns
/
1ps
module
tb_des
;
Write
Preview
Loading…
Cancel
Save