21 Commits (24bee6a79beadf7069bb23a27869514fa358a779)

Author SHA1 Message Date
  T. Meissner 46f1b9295b merge last changes from amc mini repo 10 years ago
  T. Meissner 9454ed15cd removed assignments of c & d in r & l process reset state 10 years ago
  T. Meissner 6dd9c4ad6c removed wrong assignments of r in the c & d process 10 years ago
  T. Meissner b9efb85f01 add second iterative implementation; selection between the two implementations by #ifdef's 10 years ago
  T. Meissner 09da6ae1a6 correct some copy & paste errors in key scheduling process 12 years ago
  T. Meissner 4c7037b7c3 added timescale directive and set it to 1 ns/1 ps 12 years ago
  T. Meissner ccf8140132 complete refactoring of the des verilog code 12 years ago
  T. Meissner 08f7c16e5d fixed some errors in des helper functions 12 years ago
  Torsten Meissner 74c974f956 further converting of vhdl into verilog code 13 years ago
  Torsten Meissner 5bf2207f11 splitting function ip to 2 sub functions ip0 & ip1 13 years ago
  Torsten Meissner 270ac45e53 began with converting of implementation from vhdl to verilog 13 years ago
  Torsten Meissner 3399288adc change lib path for simulation 13 years ago
  Torsten Meissner 804a359af4 new synchronous process for mode & valid signals 13 years ago
  Torsten Meissner e1900a3e28 all necessary functions are complete now 13 years ago
  Torsten Meissner 69c7fe92f9 added functions s1 - s8 13 years ago
  Torsten Meissner c1f59849e5 initial release of des function package in verilog 13 years ago
  Torsten Meissner 93186c5d1c initial release of des verilog implementation, framework code only at the moment 13 years ago
  Torsten Meissner 1be72c73b6 Revert "New verily top level file of DES algorithm" 13 years ago
  Torsten Meissner 3ff9e3e269 New verily top level file of DES algorithm 13 years ago
  Torsten Meissner 0b1ef754eb Revert "move vhdl files into separate directory" 13 years ago
  Torsten Meissner fdc730de69 move vhdl files into separate directory 13 years ago