tmeissner
/
cryptocores
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
204 Commits
1 Branch
1.7 MiB
Tree: 6ebfd4afe7
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '6ebfd4afe7'
${ noResults }
Commit Graph

14 Commits (6ebfd4afe79cb4dd109eed97c63ddba004d0ace5)

Author SHA1 Message Date
  T. Meissner a2c530928e Add more VHDL-synthesis Makefiles; use src of des instead of local copies; minor refactoring 5 years ago
  T. Meissner 258e9db1e4 removed internal synced copy of reset; set ready to high in reset 11 years ago
  T. Meissner fa93856e07 removed internal synced copy of reset; set ready to high in reset 11 years ago
  T. Meissner 6c705cf64b moved array type definitions out of functions to head of package, instances now also in package head and are constants 12 years ago
  T. Meissner e8aff41e6e bugfixes to make tdes.v core working correctly 13 years ago
  T. Meissner e2225fbbc9 initial commit os TDES verilog design file 13 years ago
  T. Meissner 45403f17d1 import of des verilog design files 13 years ago
  T. Meissner d779f5aebe moved into seperate vhdl folder 13 years ago
  T. Meissner 7822728a74 moved into seperate vhdl folder 13 years ago
  Torsten Meissner 4b8ab0d0cc added async reset to des-module to avoid simulation warnings and unititialized ports 14 years ago
  Torsten Meissner e1c9cb244b fixed some bugs with the key suppliment 14 years ago
  Torsten Meissner aec8130bdc some minor bugfixes 14 years ago
  Torsten Meissner 25f37f7d9e Revision 0.1 2011/10/08 14 years ago
  Torsten Meissner 2a0a9348f3 Revision 0.1 2011/10/08 14 years ago