Cryptography IP-cores & tests written in VHDL / Verilog
The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
The tests of some algorithms use the OSVVM library, which is redistributed as
submodule. To get & initialize the submodule, please use the
when cloning this repository. Use
git submodule update --recursive to update the submodule if you already chaked out the main repository.