* Stop simulation by using a cycle-counting procedure (simulation only) * Remove stop-time option from ghdl run command line
* sequencer for easy waveform generation of simple 1 bit std_logic signals * Package with sequencer component delaration * Examples for always & never operator