4 Commits (0d4d1654194a84d4b1a35fe7f412295e4f67926a)

Author SHA1 Message Date
  T. Meissner 0d4d165419 Stop simulation after a given number of cycles instead of time 4 years ago
  T. Meissner dec05012d7 Handle ambiguous PLS/VHDL assert, add some hints 4 years ago
  T. Meissner 00ac16a888 Add tests for formal verification; optimizations; fixes #3 4 years ago
  T. Meissner 263dcae830 Add sequencer and first examples 4 years ago