1 Commits (3de7dd63a953ead42aa834195a62a96cc29abcf1)

Author SHA1 Message Date
  T. Meissner 3de7dd63a9 Add CBC-AES VHDL design & synthesis Makefile 3 years ago
  T. Meissner 5640e7884b Update CBCDES unit and tests 4 years ago
  T. Meissner c42beff5b8 moved vhdl design files in directory 'vhdl' 11 years ago
  Torsten Meissner 2e7c021255 initial release of tdes in cbc mode 13 years ago
  Torsten Meissner 4b8ab0d0cc added async reset to des-module to avoid simulation warnings and unititialized ports 13 years ago
  Torsten Meissner 5f440e10ad Revision 0.2 2011/10/06 13 years ago
  Torsten Meissner b9ed938d6d register mode_i and iv_i only if start_i is high 13 years ago
  Torsten Meissner 5c4b112411 Initial Release of CBC-DES 13 years ago