tmeissner
/
gatemate_experiments
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
42 Commits
2 Branches
209 KiB
Tree: 1777fbd742
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '1777fbd742'
${ noResults }
Commit Graph

6 Commits (1777fbd742d6166b56b84f4a369ec441a6a0f419)

Author SHA1 Message Date
  T. Meissner f8ba0b17c2 Add VHDL sim for RTL & Verilog sim for post-syn simulation 2 years ago
  T. Meissner b8d7ecd701 Update neorv32_aes top level; Add some iverilog options 2 years ago
  T. Meissner b01669c135 Update Makefile to build cryptocores AES-CTR component 2 years ago
  T. Meissner dc0e1aa90f Update top-level & Makefile to use new AES CF module 2 years ago
  T. Meissner 99971e7299 We have a config with uart which gatemate p_r-tool can handle 2 years ago
  T. Meissner 4cc4aa25e2 Add neorv32_aes design 2 years ago