tmeissner
/
gatemate_experiments
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
51 Commits
2 Branches
209 KiB
Branch: main
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'main'
${ noResults }
Commit Graph

10 Commits (main)

Author SHA1 Message Date
  T. Meissner 9c353f3446 Remove unused local neorv32_top; adapt neorv32_aes top-level 2 years ago
  T. Meissner e845a0d530 Bring back neorv32_aes.vhd, which was wrongly deleted 2 years ago
  T. Meissner 3ae59c3b5c Use neorv-repo top level instead of local one 2 years ago
  T. Meissner f8ba0b17c2 Add VHDL sim for RTL & Verilog sim for post-syn simulation 2 years ago
  T. Meissner b8d7ecd701 Update neorv32_aes top level; Add some iverilog options 2 years ago
  T. Meissner b01669c135 Update Makefile to build cryptocores AES-CTR component 2 years ago
  T. Meissner ab480c6fab Remove old neorv32 top level, neorv32_aes is used instead now 2 years ago
  T. Meissner dc0e1aa90f Update top-level & Makefile to use new AES CF module 2 years ago
  T. Meissner 99971e7299 We have a config with uart which gatemate p_r-tool can handle 2 years ago
  T. Meissner 4cc4aa25e2 Add neorv32_aes design 2 years ago