tmeissner
/
gatemate_experiments
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
21 Commits
2 Branches
209 KiB
Tree: a3cabb7747
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'a3cabb7747'
${ noResults }
Commit Graph

11 Commits (a3cabb7747997cd8282e7c388b3f3eb82febb00a)

Author SHA1 Message Date
  T. Meissner 3b6a315a0d Add user_components.vhd containing generic RTL modules 3 years ago
  T. Meissner 6cffeef4a5 Rename components.vhd to rtl_components.vhd 3 years ago
  T. Meissner 012de1f868 RTL refactoring 3 years ago
  T. Meissner d57f683506 Adapt sim to updated RTL 3 years ago
  T. Meissner 133e25aa3d Let LEDs rotate instead of counting up 3 years ago
  T. Meissner a0fcc51dc8 Add make target to program FPGA 3 years ago
  T. Meissner 81be6cfd05 Add CC_CFG_END unit, Use PLL lock & cfg_end for reset 3 years ago
  T. Meissner f28d35d12b Also remove bit file in clean target 3 years ago
  T. Meissner efaca0c912 Add PnR pass and constraint file 3 years ago
  T. Meissner 95887cb31d Add PLL to blink design 3 years ago
  T. Meissner 45ced01c22 Add blink design & simulation 3 years ago