tmeissner
/
cryptocores
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
223 Commits
1 Branch
1.7 MiB
Branch: master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'master'
${ noResults }
Commit Graph

29 Commits (master)

Author SHA1 Message Date
  T. Meissner 2d708cbb51 Minor update to TDES sim makefile and testbench 3 years ago
  T. Meissner a2c530928e Add more VHDL-synthesis Makefiles; use src of des instead of local copies; minor refactoring 4 years ago
  T. Meissner 1850e5c1e3 Add Makefiles for VHDL synthesis of DES & TDES 4 years ago
  T. Meissner 1d858ce952 added removing of tb_tdes binary and *.o files in clean target 10 years ago
  T. Meissner 258e9db1e4 removed internal synced copy of reset; set ready to high in reset 10 years ago
  T. Meissner fa93856e07 removed internal synced copy of reset; set ready to high in reset 10 years ago
  T. Meissner dafb56c966 added wait for disactivated reset before running testcases 10 years ago
  T. Meissner 5c74abc86f added wait for disactivated reset before running testcases 10 years ago
  T. Meissner 6c705cf64b moved array type definitions out of functions to head of package, instances now also in package head and are constants 10 years ago
  T. Meissner e8aff41e6e bugfixes to make tdes.v core working correctly 11 years ago
  T. Meissner 5fff1d89d1 initial commit of verilog simulation environment for tdes core 11 years ago
  T. Meissner e2225fbbc9 initial commit os TDES verilog design file 11 years ago
  T. Meissner 45403f17d1 import of des verilog design files 11 years ago
  T. Meissner dd979b5cd3 adapt makefile to new directory structure; new variable SRC_FILES for vhdl sources 11 years ago
  T. Meissner 715b8b1229 beauty care 11 years ago
  T. Meissner 30a7af4830 moved into seperate vhdl folder 11 years ago
  T. Meissner 5e422923cf moved into seperate vhdl folder 11 years ago
  T. Meissner d779f5aebe moved into seperate vhdl folder 11 years ago
  T. Meissner 7822728a74 moved into seperate vhdl folder 11 years ago
  Torsten Meissner 114a4e1072 remove OVL support in older, finished & verified projects 12 years ago
  Torsten Meissner 8fd02d0844 you can now include the OVL library if you set the OVL_ENABLE flag to 1 12 years ago
  Torsten Meissner c5fa11fbef integrated tcl-file into gtkwave starting parameters 12 years ago
  Torsten Meissner 4b8ab0d0cc added async reset to des-module to avoid simulation warnings and unititialized ports 13 years ago
  Torsten Meissner d3314a7d46 minor updates 13 years ago
  Torsten Meissner e1c9cb244b fixed some bugs with the key suppliment 13 years ago
  Torsten Meissner aec8130bdc some minor bugfixes 13 years ago
  Torsten Meissner a288199209 initial release of testbench and makefile 13 years ago
  Torsten Meissner 25f37f7d9e Revision 0.1 2011/10/08 13 years ago
  Torsten Meissner 2a0a9348f3 Revision 0.1 2011/10/08 13 years ago